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Abstract - In our previous works, using a graphical tool, yield factor histograms, we
studied the yield sensitivity of High Electron Mobility Transistors (HEMT) and
HEMT circuit performance with the variation of process parameters. This work
studies the scaling effects of process parameters on yield sensitivity of HEMT
digital circuits. The results applied to two HEMT circuits are presented.
1 Introduction
The GaAs High Electron Mobility Transistor (HEMT) is being considered for VLSI circuit
design for space applications because of its high speed and its tolerance to many forms of
radiation. The digital HEMT circuit performances are strongly dependent on the process
parameter variations and on the device dimensions. So, the study of circuit performances
and their sensitivities to process parameter variations and to device dimension scalings is
very important to avoid failure of costly and time-consuming circuit designs.
In our previous work [1], we studied the statistical sensitivities of the HEMTs to process
parameter variations. Then in our second phase of the work [2], we designed two digital
circuits with these HEMTs and studied the yield sensitivity to process parameter variations.
For the HEMT yield sensitivity study, we statistically varied three parameters, gate length,
L, gate width, Z and the carrier mobility, //. It is important to study the yield and the
yield sensitivity with more parameter variations like parasitic resistances and the threshold
voltage and also observe the effect of HEMT sizing on yield and the yield sensitivity. So, the
purpose of this work is to study the circuit yield sensitivity as a function of more parameter
variations and also to study the HEMT sizing effect on the circuit yield sensitivity.
2 The HEMT Model and the Dimension Scaling
The basic structure of a uniformly doped AlGaAs/GaAs HEMT is shown in Figure 1. The
dc model used in this work is taken from reference [3]. This model uses the Trofimenkoff
type carrier velocity-field relationship to model the dc I-V characteristics for both normal
and compressed transconductance regions. In the model, three parameters which are directly
related to the physical parameters are needed to describe the I-V characteristics in the normal
transconductance region. These are shown below:
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Figure 1: Structure of a Uniformly Doped AlGaAs/GaAs HEMT.
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where /#, Ec, e, v3 and 8 are the charge control coefficient, saturation electric field, permittiv-
ity of AlGaAs, saturation velocity and effective width of the conduction channel respectively.
This dc model was validated in reference [4].
^From the dc model, we have analytically derived the expressions for the small-signal
parameters such as transconductance, gm, gate to source capacitance, Cgs and the current
gain cutoff frequency, fa in the normal linear region. The expressions are given below:
9m =
dip
dVG
AVD
VD/B (4)
dQr
dVG
VD/B) (5)
VD/B)(2 + VD/B) (6)
In the normal saturation region, we have applied numerical techniques to compute these
circuit parameters. See reference [4] for details.
Another parameter "BETA" which is used in the JFET SPICE circuit model is calculated
from the relation
R VT A C7\
.DJZjJ. ./i ^— . _ . /— _ . I I I
2(1 + \VD)(VG - Vtk) v '
where A is the channel length modulation parameter.
In the dc or the small-signal model, the parasitic effects are not included explicitly. This
effect was taken into account in the model by solving the nonlinear equations which are given
below:
VGS = VG + ID(VG,VD)RS (8)
VDS = VD + ID(VG, VD)(RS + RD) (9)
where VGs and VDS are the externally applied bias voltages and RS and RD are the parasitic
source and the drain resistances.
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Parameter
L(/im)
Z(/mi)
(i(m*/Vs)
Vtho(V)
A(mA/V2)
B(V)
C(KSl)
D
RsW
RD(ty
Normal Size Value
0.35
65
0.44
-0.017
49.517
5.285
8.341
0.015
5.9
6.0
Scaled Size Value
0.35
10
0.44
-0.017
7.618
5.285
54.216
0.015
38.35
39.0
Table 1: Physical and Model Parameters of the TRW #2078 HEMT.
In the subthreshold region of operation of the HEMT, a model parameter, D is used to
model the threshold voltage shift of the two dimensional electron gas caused by the drain
voltage. This threshold voltage correction is shown by the equation
Vth = Vtho - D x V D (10)
The physical and the model parameters used for the TRW #2078 HEMT are given in
Table 1 [3].
2.1 Scaling Rules for the HEMT
As we mentioned earlier, we did not consider the dimension sizing of the HEMT in the
statistical sensitivity study of our previous works. Scaling rules for the HEMT can be
arrived at from the analytical expressions for the parameters or from the measurements of
different size HEMTs from the same foundry. Most of the HEMT small-signal parameter
values are scaled up or down based on the gate width [5].
The drain source current, ID and the depletion charge are proportional to the gate width,
Z; so the partial derivative of these quantities, such as gm = J^P-, g^s = |pP-, Cga = -j$- and
Cgd = -j$- are also expected to be proportional to gate width. In addition, because Cda is a
geometric capacitance from source to drain, it is also proportional to gate width.
The circuit parameters of a HEMT with gate width Z can be related to a scaled HEMT
with gate width Z\ by using a scale factor Si = -j-. Then the circuit parameters are scaled
to some arbitrary gate width, Z\ as follows:
g* = —9m
(11)
(12)
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9L = f (13)
•->!
Of. = ^  (14)
C'd = ^  (15)
»^i
cL = j^ («>)
Scaling rules for the parasitic resistances RS and RD are different from the above param-
eters. These rules can be derived from simple Ohm's law: R = j. For either resistor
RS,D = %- (17)ID
where V is the voltage drop across the resistor and ID is the drain current that is proportional
to gate width. Using the scale factor defined above, RS and RD can be scaled as
Rfs = RSS1 (18)
R'D = RDSl (19)
As we see from the above equations, the parasitic resistances are inversely proportional to
the gate width. It can be shown from the definition of /x, it is independent of gate width.
In this work, we have used the 65^m normal gate width HEMTs in the example circuits.
We have used a scale factor of 6.5 to reduce the gate width to IQjim so that the HEMTs
could be used for the VLSI design. The last column of Table 1 shows the scaled parameters.
A computer simulation program was developed to calculate circuit parameters such as
drain current, transconductance, "BETA", gate-to-source capacitance and the current gain
cutoff frequency for both the normal and scaled HEMT. In Table 2, we present the simulation
results for the linear and the saturation regions. The bias conditions were chosen arbitrarily.
As we see from the table, the results agree excellently. For all cases, the scaling factor is
close to 6.5 as we expected.
3 Statistical Analysis
In our statistical analysis, we used the Monte Carlo technique and a computer program
called SPICENTER developed at the University of Idaho. Mathematical development of
the yield factor histograms and the yield sensitivity to process parameter variations can be
found elsewhere [1,2,6]. Here we briefly describe the method we used in our work.
3.1 Monte Carlo Simulator
In this work, the scaled TRW #2078 HEMT was used to implement the example circuits.
This HEMT shows only the normal transconductance effect. To describe this effect, six
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Circuit Parameter
/c(M)
gm(mS)
BETA(mA/V*)
C9,(fF}
fr(GHz)
ID(»A}
9m(mS)
BETA(mA/V*)
C..(fF)
h(GHz]
Bias Condition
VGS = 0.5V, VDS = 0.4V
VGS = 0.5V, VDS = 0.4V
VGS = 0.5V, VDS = 0.4V
VGS = 0.5V, VDS = 0.4V
VGS = 0.5V, VDS = 0.4V
VG5 = 0.2V, VD5 = 1.0V
VG5 = 0.2V, VDS = 1.0V
VGS = 0.2V, VDS = 1.0V
VG5 = 0.2V, VDS = 1.0V
VGS = 0.2V, VDS = 1-OV
Normal Size
5091
15.79
16.05
28.46
88.32
1376
10.87
24.20
6.51
265.58
Scaled Size
783
2.43
2.47
4.38
[_ 88.34
212
1.67
3.72
1.00
265.58
Table 2: Circuit Parameters of the TRW #2078 HEMT Calculated in this Work.
process related parameters such as L, Z, /z, V<AO, RS and RD are needed. In our Monte Carlo
simulation, we have chosen a ±5% uniform and uncorrelated variation of these parameters
about their nominal values listed in Table 1. In the simulation, we varied these parameters
randomly at the same time. The random parameter values are used in the model program
to calculate the circuit parameters gm, Cgi and "BETA" for a particular bias condition. To
create 1000 statistical HEMTs for normal size or for scaled size HEMT, 1000 simulations are
performed. These 1000 HEMT circuit parameter values form a "TRUTH MODEL" [6] input
to the JFET SPICE circuit model. Gate-to-drain capacitance Cgd is very small compared to
the Cg3, so in the SPICE model we keep this capacitance constant.
For the Monte Carlo analysis, the program SPICENTER takes each set of parameter
values created from the model program and computes the circuit performances like delay
time, rise time, fall time etc. The circuit performance calculated from each simulation are
compared with the nominal performance specification. If the circuit meets the specification
then the circuit is accepted otherwise it is rejected. From the accepted circuits, the program
creates the yield factor histograms for each of the independent parameters, L, Z, /z, RD-,
RS and Vtho- Our analysis technique is summarized in Figure 2. Details are to be found
elsewhere [1,7].
The yield sensitivity was determined by linear fitting the yield factor histograms. The
slope of each fit determines the yield sensitivity with respect to a particular parameter.
These yield sensitivities are presented as yield%/parameter% and also as yield% per each
unit dimension.
4 Results
In this work, we have chosen two example HEMT circuits to study the dimension scaling
effects on the circuit performances and their yield sensitivities.
5.3.6
HEMT Device Model Process Parameter Random Number Generator
Process Parameter Statistics
Compute Device Performance
Store as Device Performance
Data Base (Truth Model)
Read a Device from Data BaseCircuit Model
Compute HEMT Circuit Performance
Total Number of Circuits Number of Accepted Circuits
Store the Results for Records
Output Circuit Statistics, Yield Factor Histograms
Yield Sensitivity
Figure 2: Algorithm of the Monte Carlo Simulator.
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Parameter
Param. 1: L
Param. 2: Z
Param. 3: M
Param. 4: RD
Param. 5: Rg
Param. 6: Vtho
Normal Size
Yield Sensitivity
(yield%/parameter%)
-9.14 ± 0.49
+6.33 ± 0.44
+7.77 ± 0.45
-0.90 ± 0.83
-2.19 ±0.50
-0.07 ±0.50
Normal Size
Yield Sensitivity
-2602.56 ± 137.14%//im
+9.74 ± 0.67%//im
+1761.91 ± 102.60%/m2/Vs
-15.00 ± 13.74%/n
-37.13 ±8.56%/n
+0.44±2.90%/mV
Reduced Size
Yield Sensitivity
( yield% /parameter% )
-9.81 ± 0.42
+5.29 ±0.49
+7.79 ± 0.59
-1.05 ± 0.84
-1.47 ±0.44
+0.36 ± 0.45
Reduced Size
Yield Sensitivity
-2794.87 ± 120.92%/^m
52.95 ± 4.87%//mi
+1765.31 ± 132.94%/m2/ys
-2.69±2.16%/n
-3.83±1.15%/n
+2.11 ± 2.64%/mV
Table 3: Yield Sensitivity of the FFL NOR Gate.
4.1 Example I: 2-Input NOR Gate with Feedback FET Logic
Our first example circuit is a 2-input NOR gate with feedback FET Logic (FFL). This high-
speed and low power feedback FET logic is based upon a push-pull output stage with a
feedback inverter that shuts off the output current after the logic high state is reached. It
is two to four times faster than the comparable GaAs direct-coupled FET logic. Figure 3
shows the circuit diagram of this FFL NOR gate [8]. All of the transistors in the circuit are
n-channel type transistors. Using one type of transistors raises yield and reduces process
complexity.
We have chosen delay time as the performance criterion for this NOR gate. In our
analysis, the delay time is defined as the time taken at the output to reach 90% of its
final steady state value from the instant the input is triggered with a step voltage. The
nominal delay times for both the normal and the scaled size HEMT circuits were calculated
by simulating the circuit with the nominal parameter values. The delay time was found
to be 35.88 ps for normal size circuit and 34.06 ps for scaled size circuit. The output load
capacitance was scaled down by the same factor to calculate the delay time of the scaled size
circuit.
The Monte Carlo simulations were performed first with the normal size HEMT circuit
parameters. The yield was only 12.2% which is very low. To increase the yield, we relax the
delay time by 5% and resimulate. With this 5% increased delay time specification we achieve
a 48.1% yield. The yield factor histograms for 1000 simulations of this circuit are shown in
Figure 4. As we see from the figure, the yield is very sensitive to the gate length, width
and the mobility. But it is almost insensitive to the parasitic resistances and the threshold
voltage. However, we found a small decrement of yield with source resistance increment.
1000 simulations were also performed for the scaled size circuit and the yield was 13.2%.
So, we increase the delay time by 5% in the specification to increase the yield to 56.2%. We
observe similar results as the normal size HEMT circuit.
The yield sensitivity to each parameter variation was calculated for both the circuits and
are shown in Table 3. These are presented as yield%/parameter% and also as yield% per
unit dimension of the parameter.
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Figure 3: Circuit Diagram of an FFL HEMT NOR Gate.
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Figure 4: Yield Factor Histograms, Yield % vs. Parameter %, of an FFL NOR Gate.
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Parameter
Param. 1: L
Param. 2: Z
Param. 3: \i
Param. 4: RD
Param. 5: R$
Param. 6: V«ho
Normal Size
Yield Sensitivity
(yield%/parameter%)
-7.80 ± 0.65
+2.21 ± 0.49
+3.92 ± 0.41
-1.64 ±1.03
+0.15 ± 0.60
+0.52 ± 0.58
Normal Size
Yield Sensitivity
-2222.22 ± 183.60%/jim
+3.39 ± 0.74%/nm
+887.76 ± 91.74%/tn2/Vs
-27.23 ±17.10%/n
+2.53±10.26%/0
+3.07 ± 3.34%/m V
Reduced Size
Yield Sensitivity
(yield%/parameter%)
-5.69 ± 0.59
+1.96 ±0.49
+3.84 ± 0.67
-5.29 ± 0.94
+3.67 ± 0.70
+0.99 ± 0.71
Reduced Size
Yield Sensitivity
- 1619.66 ± 168.78%/Mm
+19.65 ± 4.82%/jum
+870.75 ± 149.91%/m2/Vs
-13.58 ±2.39%/0
+9.58±1.82%/n
+5.79±4.14%/mV
Table 4: Yield Sensitivity of the HEMT Inverter Chain.
4.2 Example II: HEMT Inverter Chain with Complementary
Logic
A chain of inverters mostly used in memory circuits is chosen as our second example circuit.
We propose a chain of five inverters implemented with complementary logic [9] and the circuit
is shown in Figure 5. In the circuit, P1-P5 are the p-channel and N1-N5 are the n-channel
depletion mode HEMTs. The capacitances Cl through C5 are the output capacitances for
each stage which are arbitrarily chosen to O.lpF for the normal size circuit. A step input is
applied and output is observed at the capacitor C5.
For this circuit, we have chosen rise time of the output at C5 as the performance criterion.
The rise time calculated from the nominal values of the parameters were 20.44 ps for normal
size and 23.77 ps for the scaled size circuit. Here also, we scale all capacitors down by the
same factor.
1000 Monte Carlo simulations were performed first for the normal size HEMT and then
for the scaled size HEMT inverters. The yields were not high enough, so we relax the
specification by increasing the rise time of 5% and simulate again. With the new specification
the yield went up to 52.1% and 56.8% for normal and scaled size circuit respectively. In Figure
6, we present the yield factor histograms of the Scaled size HEMT circuit with 5% relaxed
rise time specification. For this circuit both in normal and scaled size, the yield and the yield
sensitivity as a function of L, Z, fj, and Vtho variation is similar as we observed for circuit I.
The yield is not very sensitive to the parasitic resistances R$ and RD for the normal size
circuit but it is sensitive for the scaled size circuit. Yield increases with RS and decreases as
RD increases. As a verification of our result, we choose fall time as performance specification
in the Monte Carlo simulation and perform 1000 runs and we observed a consistent result as
we expected. That is, the yield is higher for higher RD value and lower for lower RS value.
The yield sensitivity of both normal and scaled HEMT inverters are shown in Table 4.
5 Conclusion
In this work, we first studied the dimension scaling rules of the HEMT circuit parameters.
Results of our study are given in Table 2. Then we used the yield factor histograms graphical
tools to study the dimension scaling of the HEMTs on the yield and the yield sensitivity of
two circuits. From our study, we found, for the NOR gate, that the scaling of the gate width
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Figure 5: HEMT Inverter Chain with complementary Logic.
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Figure 6: Yield Factor Histograms, Yield % vs. Parameter %, of HEMT Inverter Chain.
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and the parasitic resistances do not change the yield and the yield sensitivity significantly.
The yield and the yield sensitivity of the inverter chain do not change much with the scaling
of the HEMT width. But yield is more sensitive to RS and RD for the scaled HEMT inverter.
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